




FIG. 1








F18 4

56	Symbol	e Name se	Description .
Ч	X _n	OR	Input term is or'ed into Gate n
58	\tilde{X}_n	INV OR	Input term is inverted and or'ed into Gate N
60	& _n	AND	Input term is and'ed into Gate n
62	& _n	INV AND	Input term is inverted and and'ed into Gate n
64	π	ENABLE .	Input term is or'ed with other enables. These terms are used to enable or'ed/and'ed terms of Gate n. If no enable terms are defined then gate is enabled.
66	Ēn	INV ENABLE	Input term is inverted and or'ed with other enables. These terms are used to enable or'ed/and'ed terms of Gate n. If no enable terms are defined then gate is enabled.
5	T(NN) _n	ONTIMER	Input term is subject to on delay of NN seconds. Timer output is or'ed into group n.
70	T(NN),	INV ONTIMER	Input term is inverted and subject to on delay of NN seconds. Timer output is or'ed into group n.
7 2	R	RESET	Input term resets latch. Latch set term has priority. If no reset terms are defined for a gate then gate is non-latching.
74	Ŕ	INV RESET	Input term resets latch when false. Latch set term has priority. If no reset terms are defined for a gate then gate is non-latching

CAUSE & EFFECT INSTRUCTION SET SUMMARY

52 1 F185



F186






Fig. 7



1.88









FIGURE 10







FUNCTION BLOCK LOGIC TEMPLATE AND ASSOCIATED HMI ELEMENTS

Figure 14